



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors: Saravuth Sirinorakul; Somchai Nondhasitthichai; Sitta Jewjaitham  
Assignee: NS Electronics Bangkok (1993) Ltd.  
Title: Flat No-Lead Semiconductor Die Package Including Stud Terminals  
Serial No.: 10/696,380 Filing Date: 10/29/2003  
Examiner: Caridad Everhart Group Art Unit: 2825  
Docket No.: NSE009 US Confirmation No: 6795

Santa Clara, California  
June 21, 2005

MAIL STOP AMENDMENT  
COMMISSIONER FOR PATENTS  
P.O. BOX 1450  
ALEXANDRIA, VA 22313-1450

06/27/2005 HMARZI1 00000051 10696380  
01 FC:1806 180.00 OP

**INFORMATION DISCLOSURE STATEMENT  
UNDER 37 CFR §1.97(c)**

Dear Sir:

Pursuant to 37 C.F.R. § 1.56, §1.97 and §1.98, the Applicants submit for consideration in the above-identified patent application the documents listed on the accompanying Form PTO-1449. The Examiner is requested to make these documents of record.

This Information Disclosure Statement is submitted pursuant to 37 CFR §1.97(c) as it is after receipt of a first Office Action on the merits but before the mailing of a final Action or Notice of Allowance. Accordingly, a fee is required pursuant to 37 CFR §1.17(p). A Fee Transmittal form (PTO/SB/17) is attached to this submission.

Applicants would appreciate the Examiner initialing and returning the Form PTO-1449, indicating that the documents have been considered and made of record herein.

The information contained in this Information Disclosure Statement is to the best of my knowledge and is not to be construed as a representation that: (i) a complete search has been made; (ii) additional information material to the examination of this application does not exist; (iii) the information, protocols, results and the like reported by third parties are accurate

SILICON VALLEY  
PATENT GROUP LLP  
2350 Mission College Blvd.  
Suite 360  
Santa Clara, CA 95054  
(408) 982-8200  
FAX (408) 982-8210

or enabling; or (iv) the above information constitutes prior art to the subject invention.


**CERTIFICATE OF MAILING BY "FIRST CLASS"**

I hereby certify that this paper or fee is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the below date.

  
Attorney for Applicant(s)

6/21/05  
Date of Signature


Respectfully submitted,



David E. Steuber  
Attorney for Applicant(s)  
Reg. No. 25,557

SILICON VALLEY  
PATENT GROUP LLP

2350 Mission College Blvd.  
Suite 360  
Santa Clara, CA 95054  
(408) 982-8200  
FAX (408) 982-8210

 <p>U.S. Department of Commerce, Patent and Trademark Office</p> <p>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</p> <p>(Use several sheets if necessary)</p>	Application No.:	10/696,380
	Filing Date:	10/29/2003
	First Named Inventor:	Saravuth Sirinorakul
	Group Art Unit:	2825
	Examiner Name:	Caridad Everhart
	Confirmation No.:	6795
	Attorney Docket No.:	NSE009 US

## U.S. Patent Documents

*Examiner Initials	Document Number	Date	Name	Class	Subclass	Filing Date if Appropriate
	6,713,849	03/30/2004	Hasebe et al.	257	667	11/20/2001
	6,812,552	11/02/2004	Islam et al.	257	666	04/29/2002

## Foreign Patent Documents

							Translation	
	Document	Date	Country	Class	Subclass		Yes	No

## Other Art (Including Author, Title, Date, Pertinent Pages, Etc.)


Examiner:

Date Considered:

\* Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication with applicant.